
PCI-DAS4020/12 User's Guide Specifications
24
Dynamics and noise
Table 6. Dynamics and noise specifications
SNR (Signal-to-noise ratio)
SINAD (signal-to-noise and distortion ratio)
SFDR (spurious free dynamic range)
THD (total harmonic distortion)
(Rate = 10 KHz-20 MHz, Average % ± 2 bins,
Average % ± 1 bin, Average # bins)
Bipolar (5V): 100% / 98% / 5 bins
Bipolar (1V): 100% / 98% / 5 bins
Trig/Ext Clk BNC
Software selectable for A/D Start Trigger (TRIG1), A/D Stop Trigger (TRIG2) or A/D Pacer Gate (AGATE);
also used as an A/D clock input 2X clock source (DAQ_CLK).
Table 7. Trig/Ext Clk BNC specifications
50 ohm, 1 Mohm selectable (coaxial cable termination)
Programmable 2.5 V threshold or 0 V threshold
Analog output
Table 8. Analog output specifications
±10 V, ±5 V software selectable
System dependent. Using the Universal Library programmed output function (cbAout) in a
loop in Visual Basic, a typical update rate of 500 Hz (± 50 Hz) can be expected. The rate
was measured on a 330 MHz Pentium II based PC.
Guaranteed monotonic over temperature
±0.11 LSB/°C max, all ranges
Settling time
(20 V step to ± ½ LSB)
Output short-circuit
duration
Single buffered output latch
Update DACs individually
On power-up and reset, the inputs to both D/A output buffers are grounded and the board’s
D/A outputs will be set to 0 volts ± 6 mV. Upon writing to the D/A converters, the output
buffers will reflect the D/A outputs and achieve rated accuracy. However, upon writing a 0
to the D/A’s, a small output change may be noted (up to 10 LSB).
Kommentare zu diesen Handbüchern