
PCI-DAS6071 User's Guide Specifications
42
Interrupts
Table 19. Interrupt specifications
PCI INTA# - mapped to IRQn via PCI BIOS at boot-time
Programmable through PLX9080
ADC interrupt sources
(software programmable)
DAQ_ACTIVE: Interrupt is generated when a DAQ sequence is active.
DAQ_STOP: Interrupt is generated when A/D Stop Trigger In is detected.
DAQ_DONE: Interrupt is generated when a DAQ sequence completes.
DAQ_FIFO_1/4_FULL:
Interrupt is generated when ADC FIFO is ¼ full.
DAQ_SINGLE: Interrupt is generated after each conversion completes.
DAQ_EOSCAN: Interrupt is generated after the last channel is converted in
multi-channel scans.
DAQ_EOSEQ: Interrupt is generated after each interval delay during multi-
channel scans.
DAC interrupt sources
(software programmable)
DAC_ACTIVE: Interrupt is generated when DAC waveform circuitry is
active.
DAC_DONE: Interrupt is generated when a DAC sequence completes.
DAC_FIFO_1/4_EMPTY:
Interrupt is generated DAC FIFO is ¼ empty.
DAC_HIGH_CHANNEL:
Interrupt is generated when the DAC high channel output is
updated.
Counters
Table 20. Counter specifications
CTRn base clock source (software
selectable)
Internal 10 MHz, Internal 100 kHz, or External connector (CTRn CLK)
Internal 10 MHz clock source stability
Available at connector (CTRn GATE)
Available at connector (CTRn OUT)
High pulse width (clock input)
Low pulse width (clock input)
Kommentare zu diesen Handbüchern